Abstract
Introduction
It is well known that as the transistor channel length is scaled, it is necessary to reduce the thickness of the gate dielectric to control the undesirable short channel effects. The continuous scaling of CMOS technologies has resulted in transistors with gate dielectrics in the range of 1-2 nm. However, at these gate dielectric thicknesses, considerable gate leakage occurs which degrades the circuit performance. Many researchers have looked at the gate leakage effects on the digital circuit performance with the scaled gate oxides [1] - [2] . However, a few researchers looked at the effect of gate leakage on analog circuit performance [3] . As scaled CMOS is promising for System-on-chip applications, it is essential to look at the performance of scaled CMOS technologies for analog applications by including the gate leakage constraints. Further, the usage of longer channel length devices for analog circuits, to maintain adequate output resistance, increases the gate current as it is proportional to gate area [4] . In this work, we have looked at the behavior of MOS devices with gate leakage considerations from the analog circuit performance point of view.
The details about process and device simulations are presented in section II. The effect of oxide scaling on the device analog performance parameters is discussed in section III. The performance of amplifier and current mirror circuits is reported in Section IV. Finally, Section V concludes the work.
Simulation Structures
In this section the process and device simulation details of the devices and circuits are discussed. A standard uniformly doped channel device is simulated to match the electrical characteristics of the ITRS roadmap at 90 nm technology node [5] . We have optimized the doping profiles of this device to meet the roadmap targets. A drawn gate of length of 65 nm is used, where the effective gate length is in the range of 45 nm. The junction depth, oxide thickness and S/D depths are adjusted to be 25 nm, 1.5 nm and 55 nm respectively. In order to understand the effect of oxide thickness on the analog circuit performance, its thickness is varied over the range from 1 nm to 3 nm by keeping these optimized doping profiles fixed. We have not used halo implants in the process, as they are known to degrade long channel analog behavior [6] . The source/drain extensions and deep source/drains are formed using As implantation with a dose of 2x10 15 /cm 2 at 5.5 keV and 5x10 15 /cm 2 at 27.5 keV respectively followed by an annealing cycle for 10 min. at 950 0 C. All the 2D simulations have been carried out using ISE TCAD. DIOS process simulator is used for simulating the device structure; MDRAW tool is used for making the simulation grids and DESSIS tool is used for device simulations [6] . Drift/diffusion transport and surface quantization models are used for device simulations. All the circuit simulations have been carried out using ISE mixed mode simulator. For gate current simulations, the direct tunneling model and lucky electron models available in ISE are used. The model parameters are tuned to match the gate current of the device with W/L of 10 µm/1µm
Proceedings of the 19th International Conference on VLSI Design (VLSID'06) with an oxide thickness of 2 nm. For the long channel devices used for circuit simulations, all the device process parameters are kept constant except the channel length. We have simulated both NMOS and PMOS devices.
Effect of oxide scaling on the device analog performance parameters
In this section the effect of oxide thickness on the device small signal analog parameters and DC parameters is discussed. Fig 1 shows the device transcondutcance (g m ) as a function of gate oxide thickness at V GT = V DS = 0.5 V for the two devices with channel lengths of 65 nm and 500 nm. On the right y-axis is shown normalized transconductance with respect to gm of the device at t ox = 3 nm, for the two cases. The solid line without symbols shows the transconductance without additional mobility degradation. One can clearly see the degradation in the transcoductance with reduced oxide thickness. This is due to increased transverse electric fields causing higher surface scattering, degrading the mobility. Secondly, severe quantum effects also reduce the transconductance. Notice that degradation in the transcodunctance with respect to the theoretical value is more for short channel device compared to long channel devices. This shows the dominant mechanism controlling the carrier mobility in long channel devices is carrier scattering and phonon scattering, where as in shorter channel devices, the degradation of the mobility is due to surface scattering.
Small signal performance
A mobility degradation of nearly 25 % is observed when the gate oxide thickness is scaled from 3 nm to 1 nm for the device with 65 nm gate length. However, in all the cases, transconductance increases with thin gate oxides at a rate lower than predicted by long channel MOS theory. For shorter channel devices, considerable improvement in this factor can be achieved with scaled oxides. However for long channel devices, a reduction of this factor is observed, when the gate oxide thickness is scaled. Since the transistor is biased at same V GS -V T for all the devices, where V T is the threshold voltage measured at low drain voltages, the resulting currents are smaller and hence a lower value of I d /g d is observed for long channel devices as the gate oxide thickness is scaled down. In addition to this, quantum effects also degrade this factor further. However, at all the gate oxides this factor is higher for long channel devices compared to short channel counterparts. Also, one needs to look the performance of these devices at a constant current bias for analog circuit applications. This is further emphasized in the subsequent sections. Fig 3 shows the device capacitances gate-to-source capacitance (C gs ) and gate-to-drain capacitance (C gd ) as a function of oxide thickness at V DS = V GT = 0.5 V for the devices with gate length of 65 nm and 500 nm. The normalized values of these capacitances (normalized to capacitance at 3 nm gate oxide thickness) are also shown. Though all these capacitances monotonously increase with reducing oxide thickness, the actual capacitances are smaller than their theoretical counterparts, which is due to quantum and other 2D effects in these short channel devices. It is also seen that the similar trend is followed in gate-to-body capacitances (c gb ). All these capacitances change bandwidth of the amplifier circuits, as will be shown in subsequent sections.
DC Performance
In addition to the earlier discussion on ac performance, with aggressively scaled gate oxides, there exists a gate leakage current, which affects the circuit performance. Mainly current mirrors are the major sufferers with this non-zero gate current. We express this quantity, as I D /I G and its effect on the current mirror circuits is discussed in the subsequent sections. Fig 4 shows the drain current to gate current ratio (I D /I G ) as a function of channel length for different oxide thicknesses at a gate and drain biases of 1V. Notice a considerable fraction of I G in I D , in the long channel devices as gate current is proportional to the area of the device. This significantly affects the performance of circuits such as sample and hold circuits and MOS DACs. Physically I D decreases with increasing the channel length and I G increases with the channel length making I D /I G to fall with the long channel devices. Though it clearly shows that using short channel device reduces the gate current, it also reduces the output resistance of the device, which is another requirement of typical analog circuits. Hence there is a distinct tradeoff between gate current and output resistances in extremely scaled gate oxide technologies making the design of analog circuits difficult with conventional CMOS technologies.
Effect of gate oxide scaling on circuit performance
In this section the effect of oxide thickness on the performance of analog circuits such as amplifiers, basic current mirrors and cascode mirrors is reported with process, device and mixed mode simulations. The various circuits considered in this study are shown in Fig 5. For the circuits simulated, PMOS devices of long channel (1 µm) and thick gate oxide (3 nm) devices are used, as their purpose is to ensure constant current bias and high load impedance. We have scaled only the NMOS (driver transistors) and quantified the performance trade-offs with the gate oxide thickness.
CS amplifier with current mirror load
Fig 6 shows the effect of gate oxide thickness on amplifier (shown in Fig 5(a) ) small signal voltage gain and gain bandwidth for a common source amplifier. The driver transistors with two channel lengths 65 nm and 500 nm are considered. The devices are biased at a constant normalized current I D /W/L = 10 µA and a drain bias of 0.5 V and the small signal simulations have been carried out at a frequency of 1 MHz. The PMOS device channel length is taken as 1 µm, so as not to affect the amplifier voltage gain. With decreasing of oxide thickness, small signal gains monotonously keep increasing for both the channel lengths due to the improved 2D effects with decreasing oxide thickness. However, the gain bandwidth is a week function of t ox due to the combination of degradation in the mobility and increased capacitances. It almost remains constant for short channel devices. One can conclude that for an amplifier circuit, going for thinner oxide results in increased voltage gains.
Basic Current Mirror
While coming to the current mirrors, two important factors need to be considered: gate current and load impedance. Being a biasing stage, it should mirror the reference current accurately and as a load stage it should have very high output resistance. However, as discussed earlier, these two parameters trade-off each other when the technology is scaled. Fig  7 shows the basic current mirror's (shown in Fig 5(b) with NMOS devices of 100 nm gate lengths, the current transfer ratio degrades over the range for all the oxide thicknesses due to short channel effects such as DIBL and channel length modulation. In addition, the output resistance also degrades drastically due to short channel effects. However, output resistance can be significantly improved with thin oxides. On the contrary, though the output saturation characteristics prevail, the transfer ratio degrades drastically for the current mirror with long channel NMOS devices, due to considerable increase in gate leakage. This is similar to base current in BJTs and one needs to look for novel circuit design techniques to reduce the gate leakage effects. It turned out that at 1 nm gate oxide, current transfer ratio has decreased to 55 % of the reference value. This further gets degraded with the number of output stages, as shown in the Fig. 8 . Fig. 8 shows the current transfer ratio as a function of number of output stages (right side NMOS arm of the basic current mirror) at a drain bias of V GT + 0.3 V and the NMOS gate length of 1µm. The number of stages indicates the number of parallel transistors into which the I ref needs to be mirrored. A drastic degradation in I out /I ref can be seen with more than 5 stages and t ox of 1 nm due to the gate leakage. In addition, one can notice that even with 1.2 and 1.5 nm gate oxides, there is considerable degradation in the transfer ratio with increasing number of output stages. Also one can notice that as the current transfer ratio degrades due to short channel effects for short channel transistors and due to gate leakage in long channel devices, one would expect an optimum channel length at which the current mirror results in a transfer ratio of nearly 1. We would also like to emphasize on this aspect in this section .   Fig 9(a) shows the current transfer ratio of the basic current mirrors as a function of channel length for various gate oxide thicknesses, biased with the reference current of 100 µA. I out is extracted at a drain bias V DS = V GT + 0.3 V The NMOS transistor width is scaled to maintain the constant current. Fig 9(b) shows the output resistance of the current mirror circuit as a function of channel length at a drain bias of V DS = V GT + 0.3 V. An optimum value of the channel length for the best current mirroring can be seen to be 150 nm but at this channel length, the output impedance reduces. One can also see that improvement in output impedance can be achieved with scaled oxides for short channel devices but this improvement is not substantial for long channel cases.
3. Cascode Current Mirror
Cascode current mirrors (shown in Fig 5(c) ) are the most commonly used building blocks in analog design with the scaled technologies. These circuits show very high output resistance, though at reduced output signal swings. However, till now the gate leakage is not considered in the current mirroring of these circuits.
Here we report interesting results by considering the gate leakage in cascode current mirror analysis. Fig  10(a) shows the current transfer ratio of the cascode mirrors as a function of output voltage for the devices with different gate oxide thicknesses. The devices used are of gate length 1um and W/t ox is kept constant at 4 µm/3 nm. It can be seen that even with 1 nm gate oxide thickness, the cascode mirror is able to result in a current transfer ratio of 0.85, where as basic mirror circuits show a value of 0.55. This higher tolerance to gate current is due to transistor stack and inherent reverse body bias reducing the effective gate over drive on the device M2, shown in the Fig. 7(b) . Fig 10(b) shows the effect of NMOS device scaling on the current transfer ratio of the cascode current mirror for various gate oxide thicknesses. Degradation in this ratio at long channel lengths can be observed, but this degradation is lesser than that of short channel devices, shown earlier. This shows the potential suitability of cascode mirror circuits for the deeply scaled gate oxide CMOS regime with increased gate leakages.
Conclusions
The effect of gate dielectric thickness on the device analog performance is studied with the devices scaled down to 100 nm regimes, using the process and device simulations. The devices with thin oxides show better output resistance in sub-micron regime but this improvement is not significant in long channel devices. We also conclude that though the thin oxides improve the voltage gain of the amplifiers, the resulting gate currents degrade the performance of current mirror circuits. The combination of short channel effects and gate leakages determines the optimum channel length of the devices used for accurate current transfer ratio of current mirror circuits. Further, we conclude that cascode mirrors result in better current mirroring operation even with the thin oxides. 
